Reduction of Glitch Energy in Binary Weighted Current Steering DAC: Survey
نویسندگان
چکیده
VLSI technology is to optimize the any type of digital architecture used to enhance the various applications. One of the mainobjectives is to reduce the glitch energy in various systems. The survey is to optimize glitch energy. Different techniques are used to improve the performance by reducing the glitch. Some of the parameters areSpurious Free Dynamic Range (SFDR), Along with Integral Non Linearity (INL), and Differential Non Linearity (DNL) should be analyzed. In which Digital to analog converter (DAC) is used in many applications to convert digital signal to analog signal. The input of the DAC produces some transitions at the output. The transitions areneeded to be reduced by using several techniques. Those techniques helps to reduce the glitch and it improve SFDR and to reduce INL, DNLvalues.Itimprovesthe performance of the system. Index Terms – Glitch energy, binary weighted digital to analog converter (DAC), current switch.
منابع مشابه
A low-glitch binary-weighted DAC with delay compensation scheme
This paper presents a high-speed, low-glitch, and low-power design for a 10-bit binary-weighted currentsteering digital-to-analog converter (DAC). Instead of using large input buffers to drive a lot of current switches and re-timing latches, the proposed design uses variabledelay buffers with a compact layout to compensate for the delay difference among different bits, and to reduce glitch ener...
متن کاملA Testbed for Different Codes in Digital-to-analog Converters
The performance of a flash digital-to-analog converter (DAC) is affected by the code type used for the digital control word controlling the switches. In this work, a test chip for evaluation of the recently proposed decomposed code is presented. The test chip is a 12-bit current-steering DAC capable of operating in binary-weighted mode, segmented mode with 2 to 5 bits of segmentation, and decom...
متن کاملDigital Calibration Method for Binary-Weighted Current-Steering D/A-Converters without Calibration ADC
A new digital calibration scheme for a 14 bit binary weighted current-steering digital-to-analog converter (DAC) is presented. This scheme uses a simple current comparator for the current measurement instead of a high-resolution ADC. Therefore, a faster calibration cycle and smaller additional circuits are possible compared to the scheme with the high-resolution ADC. In the proposed calibration...
متن کاملModeling of CMOS Digital-to-Analog Converters for Telecommunication
This paper gives an overview of some of the effects caused by circuit mismatch and parasitics in binary weighted digital-to-analog (DAC) converters, and, as a special case, a current-steering CMOS converter. Matlab is used as a behavior-level simulator. In telecommunications applications, the frequency-domain parameters are of the greatest importance. Therefore, the characterization of the devi...
متن کاملCmos 8-bit Binary Type Current-steering Dac
A CMOS 8-bit binary type current steering Digital to Analog Converter DAC with dynamic random return to zero technique to improve dynamic performance is presented in this paper. Current steering DAC has advantage of constant output impedance and high conversion rate. To demonstrate the proposed technique, 8 bit CMOS DAC is designed and layout is prepared in 90 nm technology. Computation of Inte...
متن کامل